




C		Q	
+5V	1	+5V	
D0	2	D5	
D7	3	D6	
D2	4	D3	
A0	5	D4	
A3	6	A2	
A1	7	A4	
A8	8	A5	
A7	9	A6	
	10	WAIT	
(IEI)	11	BUSRQ	
(A19)	12	(A18)	
HRG	13	+12V	
D1	14	RAMDIS	
(-15V)	15	-5V	
(IEO)	16	(2PHI)	
A11	17	(A17)	
A10	18	A14	
(A16)	19	+25V	←
NMI	20	M1	
INT	21	RAM2ENA	
WR	22	(-12V)	
3XXX	23	FC	
RD	24	(VC MOS)	
HALT	25	ZS1	
BOOT	26	80164	
A12	27	IORQ	
A15	28	RFSH	
PHI	29	A13	
MREQ	30	A9	
RESET	31	BUSAK	
GND	32	GND	
C		Q	

← wire -12V!



-3-	8	8-F	X
dec.	1000	0-7	xxxx



$$\begin{aligned}
 & \overline{3800-38FF} \quad (64) \\
 a: & \overline{3800-387F} \quad (80)
 \end{aligned}$$







- 1x 00
- 1x 04
- 2x 30
- 1x 86
- 2x 240

80/64	TRS/CPM	Adressen:
0	0	3800-38FF
1	0	3800-387F
1	1	3700-377F
0	1	3700-37FF x)


x) nicht erlaubt!



8x4-148








Ä Ö Ü ß   BS TAB





- B7 3c
- B6 2a
- B5 2a
- B4 5a
- B3 4a
- B2 4c
- B1 14c
- B0 2c

CPU




Centronics






Z80B-CPU-Karte mit 64K DRAM




EPROM-KARTE

- 76a0 SRD0 64180
- 75a0 SRD1 251
- 73c0 SRD2 HGR
- 73a0 SRD3 FC
- SRD4 RAM WRENA (1-3)
- SRD5 RAM SEL 2
- SRD6 TRS ICPM
- SRD7 ROM DIS 1-4

- 4 x EPROM
- 1 x 139
- 5 x 32
- 2 x 04
- 1 x 08
- 1 x 21
- 2 x 30
- 1 x 241
- 1 x 244
- 1 x 273





BD0

BD7

BA0
BA1

BVNT

BA11

BA4
3XXX

BA3
BA2

BWR
BRD


BReset

DS0
DS1
DS2
SIDE SELECT
MOTOR ON








WRITE GATE
WRITE DATA
DIRECTION
STEP
HEAD LOAD

READY
INDEX
WRITE PROTECT
TRACK 0
ZAW READ


Jumper:



Floppy Controller
SD + DD 5 1/4 2011



RAM-Disk-Karte



00: DATA-PORT

01: Sector-Port

02: Track-Port